Sempron
Logo
|

|
Prozessor Kern
|
Paris (130 nm)

|
| Entwicklungsgeneration |
K8 |
|
|
| Kernproduktion |
FAB 30, Dresden, Deutschland |
| Test, Montage, Beschriftung |
Penang, Malaysia |
|
|
| Transistoren |
68|5 Millionen (Paris) |
| Fertigungstechnik |
9 Lagen, CMOS (Complementary Metal-Oxide
Semiconductor), SOI (Silicon On Insulator), 6 Layer low-K Dielektrika,
Copper Interconnects |
|
|
|
|
| Level 1 Daten Cache |
64 KiB |
|
2-Way Associative |
|
8-Way Bank-Interleave |
|
2*64 Bit Zugriffe pro Takt, lesen oder
schreiben in verschiedenen Banken |
|
3 Takte Latenz |
|
ECC Cache Protection (8 KiB) |
|
40 TLB (Translation Look aside Buffers)
Einträge (32* 4k page translations, 8* 2/4 M page translations) |
|
|
| Level 1 Befehls Cache |
64 KiB |
|
2-Way Associative |
|
128 Bit Lese- und Schreib-Port |
|
Parity Protection (1 Bit pro 16 Bit) |
|
40 ITLB (Instruction Translation Look aside
Buffers) Einträge (32* 4k page translations, 8* 2/4 M page translations) |
|
|
| Level 2 Cache |
256/512 KiB |
|
16-Way Associative |
|
Exclusive Architektur |
|
16 Takte Latenz (+ 3 Takte L1) |
|
ECC Cache Protection |
|
128 Bit Anbindung |
|
512 DTLB (Data Translation Look aside Buffers,
4-Way set-asociative virtual to physical address translation) |
|
512 ITLB (Instruction Translation Look aside
Buffers, 4-Way set-asociative virtual to physical address translation) |
|
|
|
|
| Integer Core |
12 stufige Pipeline |
|
3 ALU (Arithmetic Logic Unit) |
|
3 AGU (Address Generator Unit) |
|
|
|
32 Bit virtueller Adressraum, 40 Bit
physikalischer Adressraum |
|
8 General Purpose Register |
|
|
| Floating Point Core |
17 stufige Pipeline |
|
1*FMUL |
|
1*FADD |
|
1*FSTORE |
|
80 Bit Floating Point Register |
|
|
| Flags |
fpu vme de pse tsc msr pae mce cx8 apic sep
mtrr pge mca cmov pat nx pse36 clflush mmx fxsr sse sse2 syscall mmxext
lm 3dnowext 3dnow |
Sempron
(Die "Thermal Desing Power" Angaben beim P-Max Modus basieren teilweise auf Messwerte verschiedener Quellen, alle anderen Zahlen sind die theoretischen Maxima)
| Modellnummer |
3100+ |
|
|
| OPN |
SDA3100AIP3AX |
| Taktfrequenz (P-Max) |
1800 MHz |
| L2 Cache |
256 KiB |
| CPUID |
00000FC0h |
|
|
| Kernspannung |
1,40 V |
| Thermal Desing Power |
45-55 W (62 W) |
| maximaler Strom |
42,7 Ampere |
| maximale Temperatur |
70°C |
|
|
| P-State 1 |
|
| Kernspannung |
|
| maximaler Strom |
|
| Thermal Desing Power |
|
|
|
| P-State 2 |
|
| Kernspannung |
|
| maximaler Strom |
|
| Thermal Desing Power |
|
|
|
| P-State (Minimum) |
1000 MHz |
| Kernspannung |
1,10 V |
| maximaler Strom |
16,2 A |
| Thermal Desing Power |
20 W |
|
|
| Prozessorkern |
Paris |
| Stepping |
CG |
| Kerngröße |
144 mm² |
|
|
| Typ |
Desktop |
| Gehäuse |
organisches PGA |
| Pins |
754 |
| Fertigungsprozess |
130 nm |
|
|
| Speicheranbindung |
1*64 Bit (8 Bit ECC) |
| Unterstützter Speicher |
PC1600, PC2100, PC2700, PC3200 |
|
|
| I/O |
16 Bit HT, Full duplex |
| HyperTransport |
800 MHz - 6,4 GiB/s |
Quellenverzeichnis
|